

NOTICE

Not for use or disclosure outside the Bell System except under written agreement.

Prepared for the Microprocessor System Department and the Continuing Education Department by Technical Documentation Department, Bell Laboratories, 1978

#### **ORGANIZATION**

This hexadecimal (hex.) coding chart allows you to translate your program assembly language into a machine code that the MAC-8 microprocessor can store, manipulate, and process. The chart comprises the following parts:

#### Part 1 – Dyadic Instructions

A dyadic instruction is defined as having two operands, one designated as the source and one designated as the destination. The result of the operation is stored in the destination. The dyadic instructions consist of the following operations.

- Move
- · Arithmetical add and subtract
- Logical AND, OR, exclusive OR, compare, and test

All dyadic operations use both 8- and 16-bit operands, except test which uses 8-bit operands only.

#### Part 2 — Monadic Instructions

A monadic instruction is defined as having one operand that serves as the source and the destination, but is designated as the destination. The monadic instructions consist of the following operations.

- Zero
- Negate
- Increment
- Decrement
- Complement
- · Arithmetical shift
- Logical shift
- Rotate 8
- Rotate 9

All monadic operations use 8-bit operands; the zero, increment, and decrement operations use both 8- and 16-bit operands.

#### PA-800517 Issue 1, December 1978

#### Part 3 – Miscellaneous Dyadic and Monadic Instructions

These instructions consist of the following operations.

- Find, clear, count ones, and load address into 16-bit register
- Register pointer manipulation (load, bump, and debump)
- Stack pointer manipulation (load, logical add, arithmetical add)
- Condition register manipulation (set and clear)
- Memory stack save and restore (push and pop)

## Part 4 — Transfer Instructions: Unconditional and Condition Register Bit Conditional

Transfer instructions alter the order of instruction execution. These instructions come in two forms: one form is unconditional and uses abbreviated addressing modes; the other form is conditional and is dependent upon a particular condition bit being set or cleared. The condition bits are neg, zero, ovfl, carry, ones, odd, enable, flag, lt, lteq, llteq, hom, shovfl, and always. The last six bits are logical combinations of the first eight bits. The unconditional and bit conditional instructions consist of the following operations.

- Branch (unconditional jump)
- Conditional jump (local or global)
- Unconditional call
- Conditional call
- Unconditional return
- Conditional return

## Part 5 — Transfer Instructions: Register Bit Conditional and Miscellaneous

These instructions consist of the following operations.

- Conditional jump (local only)
- Halt
- No operation (nop)

#### Part 6 - Summary of Machine Codes

All MAC-8 hex, machine codes are listed in numerical order.

nontrue condition (where x represents a register bit)

		Symbols	Meaning
LOSSAR	Y	x = y	replace x with y
	ding chart, you have to become familiar with the designations	хΛу	bit-by-bit exclusive OR of x and y
d symbols and their mea	nings that are listed below	$\mathbf{x} \mid \mathbf{y}$	bit-by-bit inclusive OR of x and y
		x & y	bit-by-bit AND of x and y
Memory Register Id Designation	entification Meaning	x - y	x minus y
ad	a register used as the destination	x + y	x plus y
as	a register used as the source	*x	the contents of the memory address(es) pointed to by x; if x represents a 16-bit number, *x represents the content
bd	b register used as the destination		of that 16-bit number used as an address
bs	b register used as the source	*x++	after operating on the contents of the memory
dd	<b>b</b> register used as a pointer to 16-bit data		address(es) pointed by x, increment x; if two successive memory addresses are referenced by
ds	<b>b</b> register used as a pointer to 16-bit data		the instruction, x is incremented by 2
		*(x + N)	the contents of the memory address that is N
•	ssor Register Identification		addresses above the address pointed to by x
Designation	Meaning	X	the value of x negated (2s complement)
cr	condition register	++x	the value of x incremented by 1
pc	program counter	—-x	the value of x decremented by 1
rp	register pointer	∿x	the value of x complemented (1s complement)
sp	stack pointer	x*2	x arithmetically shifted left one bit (multiplied by 2)
Number Identificat Designation	ion Meaning	x/2	x arithmetically shifted right one bit (divided by 2)
M	8-bit immediate data or address offset	x<<1	x logically shifted left one bit
N	8-bit immediate data or address offset	x>>1	x logically shifted right one bit
v	16-bit immediate data or address	x<<<1	x rotated left one bit
w	16-bit immediate data or address	x>>>1	x rotated right one bit
	•	x\$<<1	x rotated left through carry one bit
		x>>\$1	x rotated right through carry one bit
Register and Numb	er Operation Symbols are used to denote the contents of registers, contents of	&x	the address of x
Tonowing, A and y		lv	nontrue condition (where v represents a register hit)

!x

memory addresses, or immediate data.

# HOW TO USE THE HEX. CODING CHART


To translate your program into hex. code, you have to examine each assembly language instruction, determine its type (dyadic, monadic, etc.) and, within the type, what kind of operation is performed (move, add, etc.). For example, if you want to move the contents of register a 7, the assembly language instruction is

$$a7 = a3$$

This is a dyadic instruction for a move between registers operation. If you look in Part 1 of the chart, under the Addressing Mode (the Register and Register entry) and Move columns, you will find the corresponding instruction

ad=as 80 ds

The operation code (opcode) is 80. It is followed by the a register that is used as the destination, which is register a7, and the a register that is used as the source, which is register a3. So, the hex. code is 80 73, a 2-byte instruction.




Memory Before and After Execution of 80 73

To move the contents of register al2 to the address pointed to by register b4, the assembly language instruction is

This is a dyadic instruction for a move operation between an indirect address and a register, and in Part 1 of the chart, under the Addressing Mode (the Indirect and Register entry) and Move columns, you will find the corresponding instruction

\*bd=as 81 ds

The opcode is 81, and it is followed by the **b** register that is used as a pointer to the destination, which is register b4, and the **a** register that is used as the source, which is register a12. So, the hex. code is 81 4C, a 2-byte instruction.




Note: Register b4 is assumed to contain address 1A50.

Memory Before and After Execution of 81 4C

This is a dyadic instruction for an add operation between an indirect address and immediate data, and in Part 1, under the Addressing Mode (the Indirect and Immediate entry) and Add columns, you will find the corresponding instruction

\*bd=\*bd+N A9 dF N

The opcode is A9, and it is followed by the **b** register that is used as the pointer to the destination, which is register b8, hex. digit F, and the number that is to be added, which is 72. So, the hex. code is A9 8F 72, a 3-byte instruction.



Note: Register b8 is assumed to contain address 1A65

PA-800517 Issue 1, December 1978


To compare the contents of the memory address 18AB with the number 56, the assembly language instruction is

\*18AB-56

This is a dyadic instruction for a compare operation between a direct address and immediate data, and in Part 1, under the Addressing Mode (the Direct and Immediate entry) and Compare columns, you will find the corresponding instruction

\*W-N
B1
FF
W(LO)
W(HI)
N

The opcode is B1 FF. It is followed by the low contents (eight least significant bits) and the high contents (eight most significant bits) of the address, which are AB and 18, respectively, and the number with which the contents of the address are to be compared, which is 56. So, the hex. code is B1 FF AB 18 56, a 5-byte instruction.




**Note:** No changes occur in memory contents as a result of the comparison; however, since the result of the comparison is negative, the neg bit in the cr is set to 1.

To place all zeros in the memory address pointed to by register b3 and then increment that address, the assembly language instruction is

This is a monadic instruction for a zero operation with automatic incrementing of the indirect address, and in Part 2, under the Addressing Mode (the Automatic Increment entry) and Zero columns, you will find the corresponding instruction

The opcode is 23, and it is followed by the register that is used as the destination, which is register b3, and 0. So, the hex. code is 23 30, a 2-byte instruction.



Note: Register b3 is assumed to initially contain address 1A80.

Memory Before and After Execution of 23 30

To jump to address 1850, the assembly language instruction is

(The prefix 0x tells the assembler that the following number is a hex. number.)

This is a transfer instruction for an unconditional jump operation, and in Part 4, under the Jump Instructions and Always columns, you will find the corresponding instruction


The opcode is 59. It is followed by the low contents (eight least significant bits) and the high contents (eight most significant bits) of the address to which the jump is to be made, which are 50 and 18, respectively. So, the hex. code is 59 50 18, a 3-byte instruction.

You can also use the instruction

if (condition) goto \*W (where the condition is always)

49 FF W(LO) W(HI)

However, the hex. code is 49 FF 50 18, a 4-byte instruction.



Memory Before and After Execution of 59 50 18

To call the subroutine at the address pointed to by register b10 if the zero condition is not met, the assembly language instruction is


This is a conditional transfer instruction, and in Part 4, under the Call Instructions and Zero columns, you will find the corresponding instruction

if(!condition)\*bd() (where the condition is zero)

61

d1

The opcode is 61, and it is followed by the register that contains the address of the subroutine to be called, which is register b10, and 1. So, the hex. code is 61 A1, a 2-byte instruction.



Memory Before and After Execution of 61 A1

Zero Condition Met


**Zero Condition Not Met** 

To jump seven locations ahead of the first instruction byte in your program if bit 3 of register a14 is a 1, the assembly language instruction is

(The offset is 5 rather than 7 because the pc will contain an address two above that of the first instruction byte.)

This is a register bit conditional transfer instruction, and in Part 5, under the Jump Instructions and Bit No. 3 columns, you will find the corresponding instruction

The opcode is 5A, and it is followed by the register number, the bit number, and the number of locations to be jumped. So, the hex. code is 5A E3 05, a 3-byte instruction.



Memory Before and After Execution of 5A E3 05

**Condition Not Met** 

**Condition Met** 

#### **PART 1.— DYADIC INSTRUCTIONS**

					abic mermocrions					
ADDRESSING				OPERA	TION					ATION E RANGE
MODE	MOVE	XOR	OR	AND	SUBTRACT	ADD	COMPARE	TEST	d	S
Register and	ad≔as	ad=ad∧as	ad=ad as	ad=ad&as	ad=ad-as	ad=ad+as	ad-as	test (ad,as)	0-15	0-14
Register	80	88	90	98	A0	A8	во	в8		
	ds	cls	ds	ds	ds	ds	ds	ds		
Register and	ad=N	ad=ad∧N	ad=ad   N	ad=ad&N	ad=ad-N	ad=ad+N	ad-N	test(ad,N)	0-15	
Immediate	80	88	90	98	AO	A8	В0	B8		
	dF	dF	dF	dF	dF	dF	dF	dF		
	N	N	N	N	N	N	N	N		
Register and	ad=*bs	$ad=ad\Lambda*bs$	ad=ad *bs	ad=ad&*bs	ad=ad-*bs	ad=ad+*bs	ad-*bs	test(ad,*bs)	0-15	0-14
Indirect	85	8D	95	9D	A5	AD	В5	BD		
	ds	ds	ds	ds	ds	ds	ds	ds		
Register and	ad=*W	ad=ad∧*W	ad=ad⊺*W	ad=ad&*W	ad=ad*W	ad=ad+*W	ad-*W	test(ad,*W)	0-15	
Direct	85	8D	95	9D	A5	AD	B5	BD		
	dF	dF	dF	dF	dF	dF	dF	dF		
	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)		
	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)		
Register and	ad=*bs++	ad=adA*bs++	ad=ad *bs++	ad=ad&*bs++	ad=ad-*bs++	ad=ad+*bs++	ad-*bs++	test(ad,*bs++)	0-15	0-15
Automatic	87	8F	97	9F	A7	AF	В7	BF		
Increment	ds	ds	ds	ds	ds	ds	ds	ds		
Register and	ad=*(bs+N)	$ad=ad\Lambda^*(bs+N)$	ad=ad  *(bs+N)	ad=ad& * (bs+N)	ad=ad-*(bs+N)	ad=ad+*(bs+N)	ad-*(bs+N)	test(ad,*(bs+N))	0-15	0-14
Offset	86	8E	96	9E	A6	AE	В6	BE		
Memory	ds	ds	ds	ds	ds	ds	ds	ds		
	N	N	N	N	N	N	N	N		
Register and	ad=*(sp+N)	$ad=ad\Lambda*(sp+N)$	ad=ad *(sp+N)	ad=ad&*(sp+N)	ad=ad-*(sp+N)	ad=ad+*(sp+N)	ad-*(sp+N)	test(ad,*(sp+N))	0-15	
Offset Stack	86	8 <b>E</b>	96	9E	A6	AE	В6	B€		
	dF	dF	dF	dF	dF	dF	dF	dF		
	N	N	N	N	N	N	N	N		
Indirect and	*bd=as	*bd=*bd\as	*bd=*bd as	*bd=*bd&as	*bd=*bd-as	*bd=*bd+as	*bd—as	test(*bd,as)	0-14	0-14
Register	81	89	91	99	A1	A9	B1	В9		
	ds	ds	ds	ds	ds	ds	ds	ds		
Indirect and	*bd=N	*bd=*bd\N	*bd=*bd N	*bd=*bd&N	*bd=*bd-N	*bd=*bd+N	*bd-N	test(*bd,N)	0-14	
Immediate	81	89	91	99	A1	A9	B1	В9		
	dF	dF	dF	dF	dF	dF	dF	dF		
	N	N	N	N	N	N	N	N		
Indirect and	*dd=bs	* $dd=*dd\Lambda bs$	*dd=*dd bs	*dd=*dd&bs	*dd=*dd—bs	*dd=*dd+bs	*ddbs		0-14	0- 14
16-Bit	C1	C9	D1	D9	E1	E9	F1			
Register See Note	ds	ds	ds	ds	ds	ds	ds			

PART 1 - DYADIC INSTRUCTIONS (Continued)

ADDRESSING				OPERAT	ION					NATION- E RANGE
MODE	MOVE	XOR	OR	AND	SUBTRACT	ADD	COMPARE	TEST	d	s
Indirect and	*dd=W	*dd=*dd\W	*dd=*dd W	*dd=*dd&W	*d <b>d=</b> *d <b>d-</b> -W	*dd=*dd+W	*ddW		0~14	
16-Bit Immediate See Note	C1 dF W(LO) W(HI)	C9 dF W(LO) W(HI)	D1 dF W(LO) W(HI)	D9 dF W(LO) W(HI)	E1 dF W(LO) W(HI)	E9 dF W(LO) W(HI)	F1 dF W(LO) W(HI)			
Automatic	*bd++=as	*bd++=*bd++ $\Lambda$ as	*bd++=*bd++ as	*bd++=*bd++&as	*bd++=*bd++-as	*bd++=*bd++ + as	*bd++-as	test(*bd++,as)	0-15	014
Increment and Register	83 ds	8B ds	93 ds	9B ds	A3 ds	AB ds	B3 ds	BB ds		
Automatic	*bd++=N	*bd++=*bd++ $\Lambda$ N	*bd++=*bd++ N	*bd++=*bd++&N	*bd++=*bd++-N	*bd++=*bd++ + N	*bd++-N	test(*bd++,N)	0-15	
Increment and Immediate	83 dF N	8B dF N	93 dF N	9B dF N	A3 dF N	AB dF N	B3 dF N	BB dF N		
Automatic	*dd++=bs	*dd++=*dd++Abs	*dd++=*dd++ bs	*dd++=*dd++&bs	*dd++=*dd++-bs	*dd++=*dd++ + bs	*dd++-bs		015	014
Increment and 16-Bit Register See Note	C3 ds	CB ds	D3 ds	DB ds	E3 ds	EB ds	F3 ds			
Automatic	*dd++=W	$*dd++=*dd++\Lambda W$	*dd+-;*dd++1W	*dd++=*dd++&W	*dd++=*dd++W	*dd++=*dd++ + W	*dd++-W		015	
Increment and 16-Bit Immediate See Note	C3 dF W(LO) W(HI)	CB dF W(LO) W(HI)	D3 dF W(LO) W(HI)	DB dF W(LO) W(HI)	E3 dF W(LO) W(HI)	EB dF W(LO) W(HI)	F3 dF W(LO) W(HI)			
Offset Memory and	*(bd+N)=as	*(bd+N)=*(bd+N) $\Lambda$ as	*(bd+N)=*(bd+N)  as	*(bd+N)=*(bd+N)&as	*(bd+N)=*(bd+N)-as	*(bd+N)=*(bd+N)+as	*(bd+N)-as	test (*(bd+N),as)	0-14	0-14
Register	82	8A	92	9A	A2	AA	B2	ВА		
	ds N	ds N	cis N	ds iN	ds N	ds N	ds N	ds N		
Offset Memory and	*(bd+N)=M	*(bd+N)=*(bd+N) \( \Lambda \)	*(bd+N)=*(bd+N)  M	*(bd+N)=*(bd+N)&M	*(bd+N)=*(bd+N)-M	*(bd+N)=*(bd+N)+M	*(bd+N)M	test(*(bd+N),M)	014	
Immediate	82 dF N M	8A dF N M	92 dF N M	9A dF N M	A2 dF N M	AA dF N M	B2 dF N M	BA dF N M		
Offset Memory and	*(bd+N)= *(bs+M)	*(bd+N}=*(bd+N)A	*(bd+N)=*(bd+N)  *(bs+M)	*(bd+N)=*(bd+N)& *(bs+M)	*(bd+N)=*(bd+N) *(bs+M)	*(bd+N)=*(bd+N)+ *(bs+M)	*(bd+N)— *(bs+M)	test(*(bd+N), *(bs+M))	014	014
Offset Memory	C4 ds M N	CC ds M N	D4 ds M N	DC ds M N	E4 ds M N	EC ds M N	F4 ds M N	FC ds M N		

#### PART 1 — DYADIC INSTRUCTIONS (Continued)

				OPERAT	ION					ATION- E RANGE
ADDRESSING MODE	MOVE	XOR	OR	AND	SUBTRACT	ADD	COMPARE	TEST	d	s
Offset Memory and	*(bd+N)= *(sp+M)	*(bd+N)=*(bd+N) \( \) \(	*(bd+N)=*(bd+N)  *(sp+M)	*(bd+N)=*(bd+N)& *(sp+M)	*(bd+N)=*(bd+N)- *(sp+M)	*(bd+N)=*(bd+N)+ *(sp+M)	*(bd+N) - *(sp+M)	test(*(bd+N), *(sp+M))	0-14	
Offset Stack	C4	CC	D4	DC	E4	EC	F4	FC		
	dF	dF	dF M	dF M	dF M	dF M	dF M	dF M		
	M N	M N	N	N	N	N	N	N		
Offset Memory and	*(dd+N)=bs	*(dd+N)=*(dd+N)∧ bs	*(dd+N)=*(dd+N) bs	*(dd+N)=*(dd+N)&bs	*(dd+N)=*(dd+N)-bs	*(dd+N)=*(dd+N)+bs	*(dd+N)—bs		0-14	014
16-Bit Register	C2	CA	D2	DA	E2	EA	F2			
See Note	ds	ds	ds	ds	ds	ds	ds			
	N	N	N	N	N	N	N			
Offset Memory and	*(dd+N)=W	*(dd+N)=*(dd+N) \( \text{V} \)	*(dd+N)=*(dd+N)   W	*(dd+N)=*(dd+N)&W	*(dd+N)=*(dd+N)-W	*(dd+N)=*(dd+N)+W	*(dd+N)W		0-14	
16-Bit Immediate See Note	C2	CA	D2	DA	E2	EA	F2			
See Note	dF N	dF N	dF N	dF N	dF N	dF N	dF N			
	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)	w(LO)			
	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)			
Direct and Register	*W=as	*W=*WAas	*W=*W  as	*W=*W&as	*W=*Was	*W=*W+as	*W—as	test(*W,as)		014
register	81	89	91	99 Fs	A1 Fs	A9 Fs	B1 Fs	B9 Fs		
	Fs W(LO)	Fs W(LO)	Fs W(LO)	W(LO)	W(LO)	W(LO)	W(LO)	W(LO)		
	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)		
Direct and	*W=N	*W=*W^N	*W=*WIN	*W=*W&N	*W=*W-N	*W=*W+N	*W-N	test(*W,N)		
Immediate	81	89	91	99	<u>A1</u>	A9	B1	B9 FF		
	FF W(LO)	FF W(LO)	FF W(LO)	FF W(LO)	FF W(LO)	FF W(LO)	FF W(LO)	W(LO)		
	W(LO) W(HI)	W(LO) W(HI)	W(LU) W(HI)	W(HI)	W(LO) W(HI)	W(LO) W(HI)	M(HI).	W(EO) W(HI)		
	N	N	N	N	N	N	N	N		
Direct	*W=bs	*W=*WAbs	*W=*W bs	*W=*W&bs	*W=*W-bs	*W=*W+bs	*W-bs			0 ⋅ 14
and 16-Bit Register	C1	C9	D1	D9	E1	E9	<u>F</u> 1			
See Note	Fs	Fs	Fs	Fs	Fs	Fs W(LO)	Fs W(LO)			
333 11313	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(HI)			
							**** **			
Direct and 16-Bit	*W=V	*W=*W\V	*W=*W V	*W=*W&V	*W=*W-V	*W=*W+V	*W-V			
Immediate	C1	C9 FF	D1 FF	D9 FF	E1 FF	E9 FF	F1 FF			
See Note	FF W(LO)	W(LO)	W(LO)	W(I_O)	W(LO)	W(LO)	W(LO)			
	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)	W(HI)			
	V(LO)	V(LO)	V(LO)	V(LO)	V(LO)	V(LO)	V(LO)			
	V(HI)	V(HI)	V(HI)	V(HI)	V(HI)	V(HI)	V(HI)			

#### PART 1 - DYADIC INSTRUCTIONS (Continued)

ADDRESSING				OPERA:	ΓΙΟΝ				DESTIN	ATION— E RANGE
MODE	MOVE	xon	OR	AND	SUBTRACT	ADD	COMPARE	TEST	d	.5
Offset Stack and	*(sp+N)=as	*(sp+N)=*(sp+N)	*(sp+N)=*(sp+N)  as	*(sp+N)=*(sp+N)&as	*(sp+N)=*(sp+N)-as	*(sp+N)=*(sp+N)+as	*(sp+N)—as	test(*(sp+N),as)		014
Register	82	8A	92	9A	A2	AA	B2	ВА		
	Fs	Fs	Fs	Fs	Fs	Fs	Fs	Fs		
	N	N	N	N	N	N	N	N		
Offset Stack and	*(sp+N)=M	*(sp+N)=*(sp+N) <sub>'</sub> A M	*(sp+N)=*(sp+N)  M	*(sp+N)=*(sp+N)&M	*(sp+N)=*(sp+N)-M	*(sp+N)=*(sp+N)+M	*(sp+N)M	test(*(sp+N),M)		
Immediate	82	8A	92	9A	A2	AA	В2	ВА		
	FF	FF	FF	FF	FF	FF	FF	FF		
	N	N	N	N	N	N	N	N		
	М	M	M	M	M	M	M	М		
Offset Stack and Offset Memory	*(sp+N)= *(bs+M)	*(sp+N!=*(sp+N) \\ *(bs+M)	*(sp+N)=*(sp+N)  *(bs+M)	*(sp+N)=*(sp+N)& *(bs+M)	*(sp+N)=*(sp+N)— *(bs+M)	*(sp+N)=*(sp+N)+ *(bs+M)	*(sp+N)=*(bs+M)	test(*(sp+N), *(bs+M))		014
Onset Wemory	C4	CC	D4	DC	E4	EC	F4	FC		
	Fs	Fs	Fs	Fs	Fs	Fs	Fs	Fs		
	M N	M N	M	M	M	M	M	M		
	IN	IN	N	N	N	N	N	N		
Offset Stack and	*(sp+N)= *(sp+M)	*(sp+N)=*(sp+N)∧ *(sp+M)	*(sp+N)=*(sp+N)  *(sp+M)	*(sp+N)=*(sp+N)& *(sp+M)	*(sp+N)=*(sp+N)— *(sp+M)	*(sp+N)=*(sp+N)+ *(sp+M)	*(sp+N)=*(sp+M)	test(*(sp+N), *(sp+M))		
Offset Stack	C4	cc	D4	DC	Ē4	EC	F4	FC		
Otuek	FF	FF	FF	FF	FF	FF	FF	FF		
	M N	M	M	М	M	M	M	M		
	IN	N	N	N	N	N	N	N		
Offset Stack and 16-Bit Register	*(dsp+N)=bs	*(dsp+N)= *(dsp+N)	* (dsp+N)= * (dsp+N)   bs	*(dsp+N)≔ *(dsp+N)&bs	* (dsp+N)= * (dsp+N) —bs	*(dsp+N)= *(dsp+N)+bs	*(dsp+N)—bs			014
See Note	C2	CA	D2	DA	E2	EA	F2			
••• •••	Fs	Fs	Fs	Fs	Fs	Fs	Fs			
	N	N	N	N	N	N	N			
Offset Stack and 16-Bit Immediate	*(dsp+N)=W	*(dsp+N)= *(dsp+N)∧W	* (dsp+N)= * (dsp+N)   W	*(dsp+N)= *(dsp+N)&W	*(dsp+N)= *(dsp+N)—W	*(dsp+N)= *(dsp+N)+W	*(dsp+N)—W			
See Note	C2	CA.	D2	DA	E2	EA	F2			
	FF N	FF.	FF	FF	FF	FF	FF			
	W(LO)	N W(LO)	N W(LO)	N W(LO)	N	N	N			
	W(HI)	M(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)			

DESTINATION-

#### PART 1 - DYADIC INSTRUCTIONS (Continued)

				OPERA*	TION				SOURC	E RANGE
ADDRESSING MODE	MOVE	XOR	OR	AND	SUBTRACT	ADD	COMPARE	TEST	d	s
16-Bit	bd= <b>b</b> s	bd≖bd∧bs	bd=bd bs	bd=bd&bs	bd=bd-bs	bd=bd+bs	bd-bs		0-15	0- 14
Register and	CO	C8	D0	D8	EO	E8	FO			
16-Bit	ds	ds	ds	ds	ds	ds	ds			
Register									<b>-</b>	
16-Bit	bd=W	bd=bd∧W	bd=bd W	bd=bd&W	bd=bd-W	bd=bd+W	bd-W		0-15	
Register and	CO	C8	D0	D8	E0	E8	FO			
16-Bit Immediate	dF	dF	dF	dF	dF	dF W(LO)	dF W(LO)			
immediate	W(LO)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(HI)	W(HI)			
	W(HI)	VV(mi)	VV(CII)	**(****)						0.11
16-Bit	bd=*ds	$bd=bd\Lambda^*ds$	bd=bd *ds	bd=bd&*ds	bd=bd-*ds	bd=bd+*ds	bd-*ds		0-15	0-14
Register and	C5	CD	D5	DD	E5	ED	F5			
Indirect See Note	ds	ds	ds	ds	ds	ds	ds			
366 14016							*.*.		0—15	
16-Bit	bd=*W	bd=bd∧*W	bd=bd *W	bd=bd&*W	bd=bd-*W	bd=bd+*W	bd=*W		0-15	
Register and Direct	C5	CD	D5	DD	E5	ED	F5 dF			
See Note	dF	dF	dF W(LO)	dF W(LO)	dF W(LO)	dF W(LO)	W(LO)			
550 11010	W(LO) W(HI)	W(LO) W(HI)	W(LO) W(HI)	W(HI)	W(EO) W(HI)	W(HI)	W(HI)			
									0-15	015
16-Bit	bd=*ds++	$bd=bd\Lambda^*ds++$	bd=bd *ds++	bd=bd&*ds++	bd=bd-*ds++	bd=bd+*ds++	bd-*ds++		0-15	02~15
Register and Automatic	C7	CF	D7	DF	E7	EF	F7 ds			
Increment	ds	ds	ds	ds	ds	ds	us			
See Note										
16-Bit	bd=*(ds+N)	$bd=bd\Lambda*(ds+N)$	bd=bd *(ds+N)	bd=bd&*(ds+N)	bd=bd-*(ds+N)	bd=bd+*(ds+N)	bd-*(ds+N)		0-15	014
Register and	C6	CE	D6	DE	E6	EE	F6			
Offset Memory	ds	ds	ds	ds	ds	ds	ds N			
See Note	N	N	N	N	N	N	IN			
16-Bit	bd=*(dsp+N)	$bd=bd\Lambda^*(dsp+N)$	bd=bd1*(dsp+N)	bd=bd&*(dsp+N)	bd=bd-*(dsp+N)	bd=bd+*(dsp+N)	bd-*(dsp+N)		0-15	
Register and	C6	CE	D6	DE	E6	EE	F6			
Offset Stack See Note	dF	dF	dF	dF	dF N	dF N	dF N			
350 MOTO	N	N	N	N	IN	IV	14			

#### PART 2 - MONADIC INSTRUCTIONS

#### OPERATION

ADDRESSING						SH ARITHI	IFT METICAL	SH LOG	IIFT ICAL	ROT	ATE 8	ROT	ATE 9	DESTINATION RANGE
MODE	ZERO	NEGATE	INCREMENT	DECREMENT	COMPLEMENT	LEFT	RIGHT	LEFT	RIGHT	LEFT	RIGHT	LEFT	RIGHT	d
Register	ad=0	ad=-ad	++ad	ad	ad≕∼ad	ad=ad*2	ad=ad/2	ad=ad<<1	ad≕ad>>1	ad=ad<<<1	ad=ad>>>1	ad=ad\$<<1	ad=ad >>\$1	015
	20 d0	24 d0	28 d0	28 d8	2C d0	30 d1	30 dF	38 d1	38 dF	34 d1	34 dF	3C d1	3C dF	
Indirect	*bd=0	*bd=-*bd	++*bd	*bd	*bd=~*bd	*bd=*bd*2	*bd=*bd/2	*bd=*bd<<1	*bd:=*bd>>1	*bd=*bd<<<1	*bd=*bd>>>1	*bd=*bd\$ <<1	*bd=*bd>>\$1	0-14
	21 d0	25 d0	29 d0	29 d8	2D d0	31 d1	31 dF	39 d1	39 dF	35 d1	35 dF	3D d1	3D dF	
Automatic Increment	*bd++=0	*bd++= *bd++	++*bd++	*bd++	*bd++= ~*bd++	*bd++= *bd++*2	*bd++= *bd++/2	*bd++= *bd++<<1	*bd++= *bd++>>1	*bd++= *bd++<<<1	*bd++= *bd++>>>1	*bd++= *bd++\$<<1	*bd++= *bd++>> <b>\$1</b>	0-15
	23 d0	27 d0	2B d0	2B d8	2F d0	33 d1	33 dF	3B d1	3B dF	37 d1	37 dF	3 F d1	3F dF	
Offset Memory	*(bd+N)=0	*(bd+N)= *(bd+N)	++*(bd+N)	*(bd+N)	*(bd+N)= ~*(bd+N)	*(bd+N)= *(bd+N)*2	*(bd+N)= *(bd+N)/2	*(bd+N)= *(bd+N)<<1	*(bd+N)= *(bd+N)>>1	*(bd+N)= *(bd+N)<<<1	*(bd+N)= *(bd+N)>>>1	*(bd+N)= *(bd+N)\$<<1	*(bd+N)= *(bd+N)>>\$1	0-14
	22 d0 N	26 d0 N	2A d0 N	2A d8 N	2E d0 N	32 d1 N	32 dF N	3A d1 N	3A dF N	36 d1 N	36 dF N	3E d1 N	3E dF N	
Direct	*W=0	*W=*W	++*W	*W	*W=~*W	*W=*W*2	*W∺*W/2	*W=*W<<1	*W=*W>>1	*W=*W<<<1	*W=*W>>>1	*W=*W\$<<1	*W=-*W>>\$1	
	21 F0 W(LO) W(HI)	25 F0 W(LO) W(HI)	29 F0 W(LO) W(HI)	29 F8 W(LO) W(HI)	2D F0 W(LO) W(HI)	31 F1 W(LO) W(HI)	31 FF W(LO) W(HI)	39 F1 W(LO) W(HI)	39 FF W(LO) W(HI)	35 F1 W(LO) W(HI)	35 FF W(LO) W(HI)	3D F1 W(LO) W(HI)	3D FF W(LO) W(HI)	
Offset Stack	*(sp+N)=0	*(sp+N)= -*(sp+N)	++*(sp+N)	*(sp+N)	*(sp+N)= ~*(sp+N)	*(sp+N)= *(sp+N)*2	*(sp+N)= *(sp+N)/2	*(sp+N) = *(sp+N) < < 1	*(sp+N)= *(sp+N)>>1	*(sp+N)= *(sp+N)<<<1	*(sp+N)= *(sp+N)>>>1	*(sp+N)= *(sp+N)\$<<1	*(sp+N)= *(sp+N)>>\$1	
	22 F0 N	26 F0 N	2A F0 N	2A F8 N	2E F0 N	32 F1 N	32 FF N	3A F1 N	3A FF N	36 F1 N	36 FF N	3E F1 N	3E FF N	
16-Bit Register	bd=0		++bd	bd										0-15

#### PART 3 – MISCELLANEOUS DYADIC AND MONADIC INSTRUCTIONS

SPECIAL ADDRESSING							DESTINA SOURCE	ATION- RANGE
MODE			OPERAT	ION			d	S
Register and Register	FIND LEFT ONES	FIND, CLEAR LEFT ONES	COUNT ONES					
	ad=flo(as)	ad=floc(as)	ad=bitsum(as)				0-15	0-15
	OC ds	4C ds	0E ds					
16-Bit Register	LOAD REGISTER ADDRESS	LOAD INSTRUCTION ADDRESS	LOAD MEMORY ADDRESS	LOAD STACK ADDRESS	BYTE SWAP	SIGN EXTEND		
	bd=&bs	bd=&*pc	bd=&*(bs+N)	bd=&*(sp+N)	swap (bd)	extend(bd)	0-15	0-14
	6D	6D	6F	6F	6A	62		
	ds	dF	ds N	dF N	d <b>0</b>	d0		
	LOGICAL ADD REGISTER	LOGICAL ADD IMMEDIATE	ARITHMETICAL ADD REGISTER	ARITHMETICAL ADD IMMEDIATE				
	bd=bd+ logical (as)	bd=bd+ logical (N)	bd=bd+as	bd=bd+N			0-14	0-14
	75 ds	75 dF N	7D ds	7D dF N				
rp See Note	LOAD IMMEDIATE	LOAD REGISTER	BUMP 4	BUMP 8	DEBUMP 4	DEBUMP 8		
	rp=W	rp=bs	rp=rp+8	rp=rp+16	rp=rp-8	rp=rp-16		0-14
	4D 0F W(LO) W(HI)	4 <b>D</b> 0s	42	43	4A	4B		
sp	LOAD IMMEDIATE	LOAD REGISTER	LOGICAL ADD REGISTER	LOGICAL ADD IMMEDIATE	ARITHMETICAL ADD REGISTER	ARITHMETICAL ADD IMMEDIATE		
	sp=W	sp=bs	sp≔sp+ logical (as)	sp=sp+ logical (N)	sp=sp+as	sp=sp+N		0-14
	OD OF W(LO) W(HI)	OD Os	75 Fs	75 FF N	7D Fs	7D FF N		

Note: The last three bits of the rp are always 0s.

#### PART 3 - MISCELLANEOUS DYADIC AND MONADIC INSTRUCTIONS (Continued)

SPECIAL ADDRESSING					DESTINAT Source R	
MODE		OPERATIO	ON		d	s
Cr	SET CERTAIN BITS	CLEAR CERTAIN BITS				
See Note	set (N)	clear (N)				
	01	03				
	N	N				
Stack	SAVE 8-BIT REGISTER	SAVE 16-BIT REGISTER	SAVE rp	SAVE cr		
	push (as) 06 Os	push (bs) 46 Os	push (rp) 47	push (cr) 07		0–15
Stack	RESTORE 8-BIT REGISTER	RESTORE 16-BIT REGISTER	RESTORE rp	RESTORE cr		
	ad=pop( ) 04 d0	bd=pop( ) 44 d0	rp=pop( ) 45	cr=pop( ) 05	0–15	

Note: The bits to be set or cleared are determined by the location of 1s in N. The order of the bits of the cr is as follows: 7, flag; 6, enable; 5, odd; 4, ones; 3, carry; 2, ovfl; 1, zero; 0, neg.

PART 4 – TRANSFER INSTRUCTIONS: UNCONDITIONAL AND CONDITION REGISTER BIT CONDITIONAL

								CONDITIO	ON						DESTINATION
JUMP INSTRUCTIONS	UNCONDITIONAL (ALWAYS)	NEG	ZERO	OVFL	CARRY	ONES	ODD	ENABLE	FLAG	LT	LTEQ	LLTEQ	HOMOG	SHOVFL	RANGE d
goto *W	59 W(LO) W(HI)														
goto *(pc+N)	58 N														
if(condition) goto *W	49 FF W(LO) W(HI)	49 F0 W(LO) W(HI)	49 F1 W(LO) W(HI)	49 F2 W(LO) W(HI)	49 F3 W(LO) W(HI)	49 F4 W(LO) W(HI)	49 F5 W(LO) W(HI)	49 F6 W(LO) W(HI)	49 F7 W(LO) W(HI)	49 F8 W(LO) W(HI)	49 F9 W(LO) W(HI)	49 FA W(LO) W(HI)	49 FB W(LO) W(HI)	49 FC W(LO) W(HI)	
rf(!condition) goto *W	41 FF W(LO) W(HI)	41 F0 W(LO) W(HI)	41 F1 W(LO) W(HI)	41 F2 W(LO) W(HI)	41 F3 W(LO) W(HI)	41 F4 W(LO) W(HI)	41 F5 W(LO) W(HI)	41 F6 W(LO) W(HI)	41 F7 W(LO) W(HI)	41 F8 W(LO) W(HI)	41 F9 W(LO) W(HI)	41 FA W(LO) W(HI)	41 FB W(LO) W(HI)	41 FC W(LO) W(HI)	
if(condition) goto *bd	49 dF	49 d0	49 d1	49 d2	49 d3	49 d4	49 d5	49 d6	49 d7	49 d8	49 d9	49 dA	49 dB	49 dC	0—14
if(!condition) goto *bd	41 dF	41 d0	41 d1	41 d2	41 d3	41 d4	41 d5	41 d6	41 d7	41 d8	41 d9	41 dA	41 dB	41 dC	0-14
if(condition) goto *(bd+N)	48 dF N	48 d0 N	48 d1 N	48 d2 N	48 d3 N	48 d4 N	48 d5 N	48 d6 N	48 d7 N	48 d8 N	48 d9 N	48 dA N	48 dB N	48 dC N	0—14
if(!condition) goto *(bd+N)	40 dF N	40 d0 N	40 d1 N	40 d2 N	40 d3 N	40 d4 N	40 d5 N	40 d6 N	40 d7 N	40 d8 N	40 d9 N	40 dA N	40 dB N	40 dC N	0—14
if(condition) goto *(pc+N)	48 FF N	48 F0 N	48 F1 N	48 F2 N	48 F3 N	48 F4 N	48 F5 N	48 F6 N	48 F7 N	48 F8 N	48 F9 N	48 FA N	48 FB N	48 FC N	
if(!condition) goto *(pc+N)	40 FF N	40 F0 N	40 F1 N	40 F2 N	40 F3 N	40 F4 N	40 F5 N	40 F6 N	40 F7 N	40 F8 N	40 F9 N	40 FA N	40 FB N	40 FC N	

PART 4 - TRANSFER INSTRUCTIONS: UNCONDITIONAL AND CONDITION REGISTER BIT CONDITIONAL (Continued)

	UNGONDIZIONA						CONDI	TION							DESTINATION
CALL INSTRUCTIONS	UNCONDITIONAL (ALWAYS)	NEG	ZERO	OVFL	CARRY	ONES	ODD	ENABLE	FLAG	LT	LTEQ	LLTEQ	HOMOG	SHOVFL	RANGE d
*W( )	79 W(LO) W(HI)														
if(condition) *W( )	69 FF W(LO) W(HI)	69 F0 W(LO) W(HI)	69 F1 W(LO) W(HI)	69 F2 W(LO) W(HI)	69 F3 W(LO) W(HI)	69 F4 W(LO) W(HI)	69 F5 W(LO) W(HI)	69 F6 W(LO) W(HI)	69 F7 W(LO) W(HI)	69 F8 W(LO) W(HI)	69 F9 W(LO) W(HI)	69 FA W(LO) W(HI)	69 FB W(LO) W(HI)	69 FC W(LO) W(HI)	
if(!condition) *W( )	61 FF W(LO) W(HI)	61 F0 W(LO) W(HI)	61 F1 W(LO) W(HI)	61 F2 W(LO) W(HI)	61 F3 W(LO) W(HI)	61 F4 W(LO) W(HI)	61 F5 W(LO) W(HI)	61 F6 W(LO) W(HI)	61 F7 W(LO) W(HI)	61 F8 W(LO) W(HI)	61 F9 W(LO) W(HI)	61 FA W(LO) W(HI)	61 FB W(LO) W(HI)	61 FC W(LO) W(HI)	
if(condition) *bd( )	69 dF	69 d0	69 d1	69 d2	69 d3	69 d4	69 d5	69 d6	69 d7	69 d8	69 d9	69 dA	69 dB	69 dC	0-14
if(!condition) *bd( )	61 dF	61 d0	61 d1	61 d2	61 d3	61 d4	61 d5	61 d6	61 d7	61 d8	61 d9	61 dA	61 dB	61 dC	0-14
RETURN INSTRUCTIONS									•						
return	66														
i return( )	67														
if(condition) return	64 0F	64 00	64 01	64 02	64 03	64 04	64 05	64 06	64 07	64 08	64 09	64 0A	64 0B	64 0C	
if(!condition) return	65 0F	65 00	65 01	65 02	65 03	65 04	65 05	65 06	65 07	65 08	65 09	65 0A	65 0B	65 0C	

PART 5 – TRANSFER INSTRUCTIONS: REGISTER BIT CONDITIONAL AND MISCELLANEOUS

			F	REGISTER BIT	NUMBER (n)				SOURCE RANGE
JUMP INSTRUCTIONS	0	1	2	3	4	5	6	7	s s
if(bit(n,as)) goto *(pc+N)	5A	5A	5A	5A	5A	5A	5A	5A	0-15
	s0	s1	<b>s2</b>	s3	s <b>4</b>	s5	s6	s7	
	N	N	N	N	N	N	N	N	
if(!bit(n,as)) goto *(pc+N)	52	52	52	52	52	52	52	52	0-15
	s0	s1	s2	s3	s4	<b>\$</b> 5	s6	s7	
	N	N	N	N	N	N	N	N	
if(bit(n,*bs)) goto *(pc+N)	5B	5B	5B	5B	5B	5B	5B	5B	0-15
	s0	s1	s2	s3	s4	<b>s</b> 5	s6	s7	
	N	N	N	N	N	N	N	N	
if(!bit(n,*bs)) goto *(pc+N)	53	53	53	53	53	53	53	53	0-15
	sO	s1	s2	s3	s4	<b>s</b> 5	s6	s7	
	N	N	N	N	N	N	N	N	
if(bit(n,*bs++)) goto *(pc+N)	7B	7B	7B	7B	7B	7B	7B	7B	0-15
	s0	s1	s2	s3	s4	s5	s6	s7	
	N	N	N	N	N	N	N	N	
if(!bit(n,*bs++)) goto *(pc+N)	73	73	73	73	73	73	73	73	0—15
	s0	s1	s2	s3	s4	<b>\$</b> 5	s6	s7	
	N	N	N	N	N	N	N	N	

#### MISCELLANEOUS

halt( ) 78

nop( ) 7F

Note 1: Register bit number 7 is the most significant bit.

Note 2: N is a positive or negative number (signed 2s complement).

#### PART 6 - SUMMARY OF MACHINE CODES

			NE CODE /TE	•		ASSEMBLY LANGUAGE	ADDRESSING		CONDITION
1	2	3	4	5	6	INSTRUCTION	MODE	OPERATION	(See Note)
01	N					set(N)	cr	Set Certain Bits	M
03	N					clear(N)	cr	Clear Certain Bits	M
04	d <b>0</b>					ad=pop( )	Stack	Restore 8-Bit Register	N
05	_					cr=pop( )	Stack	Restore cr	\$
06	0s					push (as)	Stack	Save 8-Bit Register	N
07						push(cr)	Stack	Save cr	N
0C	ds					ad=flo(as)	Register and Register	Find Left Ones	F
0D	Os					sp=bs	sp	Load Register	N:
0D	0F	W(LO)	W(HI)			sp=W	sp	Load Immediate	N
0E	ds					ad=bitsum(as)	Register and Register	Count Ones	F
20	d0					ad=0	Register	Zero	F
21	d0	14/4 63	/			*bd=0	Indirect	Zero	F
21	F0	W(LO)	W(HI)			*W=0	Direct	Zero	F
22 22	d0 F0	N				*(bd+N)=0	Offset Memory	Zero	F
		N				*(sp+N)=0	Offset Stack	Zero	F
23	d0					*bd++=0	Automatic Increment	Zero	F
24	d0					ad=-ad	Register	Negate	Α
25	d0	W/I O	14//111			*bd=-*bd	Indirect	Negate	Α
25	F0	W(LO)	W(HI)			*W=-*W	Direct	Negate	Α
26	d0	N				*(bd+N)=-*(bd+N)	Offset Memory	Negate	Α
26	F0	N				*(sp+N) = -*(sp+N)	Offset Stack	Negate	Α
27	d0					*bd++=-*bd++	Automatic Increment	Negate	А
28	d0					++ad	Register	Increment	А
28 29	д <b>8</b>					ad	Register	Decrement	Α
29						++*bd	Indirect	Increment	Α
29	d8 F0	W(LO)	W(HI)			*bd	Indirect	Decrement	Α
29	F8					++*W	Direct	Increment	Α
29 2A	d <b>0</b>		W(HI)			*W	Direct	Decrement	Α
2A 2A	d <b>8</b>	N				++*(bd+N)	Offset Memory	Increment	Α
2A 2A	F0	N N				*(bd+N)	Offset Memory	Decrement	Α
2A 2A	F8	N				++*(sp+N)	Offset Stack	Increment	Α
2B	d0	IN				*(sp+N)	Offset Stack	Decrement	Α
2B 2B	d8					++*bd++	Automatic Increment	Increment	Α
2B 2C	d <b>0</b>					*bd++	Automatic Increment	Decrement	Α
2D	d0					ad=∼ad	Register	Complement	F
2D 2D	FO	W(LO)	W/(L)1)			*bd= ~ *bd	Indirect	Complement	F
20	, 0	W(LU)	vv (171 <i>)</i>			$^*$ W= $\sim$ $^*$ W	Direct	Complement	F

Note: The Condition column identifies which bits of the cr are affected by the operation. The characters are defined as follows: A, affects the neg, odd, zero, ones, ovfl, and carry bits; F, affects neg, odd, zero, and ones bits; H, affects enable bit; M, mask determines bits affected; N, no effect; and S, byte popped determines bits affected. Illegal opcodes have no effect on the bits of the cr. The odd and ones bits are affected by all I6-bit instructions (move, exclusive OR, OR, AND, subtract, add, compare) and by 16-bit increment and decrement instructions in an undefined manner. The ovfl bit is affected by 8- and 16-bit increment and decrement instructions and by all rotate and shift instructions in an undefined manner. The conditions It, Iteq, Ilteq, homog, and shoyfl are not part of the cr but are logical combinations of the cr bits. They are derived as follows: It = neg  $\Lambda$  ovfl; Iteq = zero | (neg  $\Lambda$  ovfl); Ilteq = carry | zero; homog = zero | ones; and shoyfl = neg  $\Lambda$  carry.

		MACHINI BY1				ASSEMBLY LANGUAGE	ADDRESSING	ODED ATION	CONDITION
1	2	3	4	5	6	INSTRUCTION	MODE	OPERATION	CONDITION
25	-10	NI.				*(bd+N)= ~ *(bd+N)	Offset Memory	Complement	F
2E	d0	N N				$*(sp+N) = \sim *(sp+N)$	Offset Stack	Complement	F
2E	F0	IN				*bd++=~*bd++	Automatic Increment	Complement	F
2F	d0					ad=ad*2	Register	Left Arithmetical Shift	Α
30	d1					ad=ad/2	Register	Right Arithmetical Shift	Α
30	dF					*bd=*bd*2	Indirect	Left Arithmetical Shift	Α
31	d1					*bd=*bd/2	Indirect	Right Arithmetical Shift	Α
31	dF	W// O	14//1111			*W=*W*2	Direct	Left Arithmetical Shift	Α
31	F1	W(LO)				*W= *W/2	Direct	Right Arithmetical Shift	Α
31	FF	W(LO)	W(HI)			*(bd+N)=*(bd+N)*2	Offset Memory	Left Arithmetical Shift	Α
32	d1	N				*(bd+N)=*(bd+N)/2	Offset Memory	Right Arithmetical Shift	Α
32	dF	N				*(sp+N)=*(sp+N)*2	Offset Stack	Left Arithmetical Shift	Α
32	F1	N				(sp+N)=(sp+N)/2	Offset Stack	Right Arithmetical Shift	Α
32	FF	N				*bd++=*bd++*2	Automatic Increment	Left Arithmetical Shift	Α
33	d1					*bd++=*bd++/2	Automatic Increment	Right Arithmetical Shift	Α
33	dF					ad=ad <<< 1	Register	Left Rotate 8	Α
34	d1					ad=ad >>> 1	Register	Right Rotate 8	Α
34	dF					*bd=*bd <<<1	Indirect	Left Rotate 8	Α
35	d1					*bd=*bd >>>1	Indirect	Right Rotate 8	Α
35	dF		14//111			*W=*W <<<1	Direct	Left Rotate 8	Α
35	F1		W(HI)			*W=*W>>>1	Direct	Right Rotate 8	Α
35	FF		W(HI)			*(bd+N)=*(bd+N) <<<1	Offset Memory	Left Rotate 8	Α
36	d1	N				,	Offset Memory	Right Rotate 8	Α
36	dF	N				*(bd+N)=*(bd+N) >>> 1 *(sp+N)=*(sp+N) $<<<$ 1	Offset Stack	Left Rotate 8	Α
36	F1	N					Offset Stack	Right Rotate 8	Α
36	FF	N				*(sp+N)=*(sp+N) >>> 1 *bd++=*bd++ <<< 1	Automatic Increment	Left Rotate 8	Α
37	d1					*bd++=*bd++>>>1	Automatic Increment	Right Rotate 8	Α
37	dF					ad=ad << 1	Register	Left Logical Shift	Α
38	d1					ad=ad << 1 ad=ad >> 1	Register	Right Logical Shift	Α
38	dF					*bd=*bd<<1	Indirect	Left Logical Shift	Α
39	d1					bd= bd \\ \ *bd=*bd>>1	Indirect	Right Logical Shift	Α
39	dF					*W=*W << 1	Direct	Left Logical Shift	Α
39	F1		W(HI)			*W=*W>>1	Direct	Right Logical Shift	Α
39	FF		W(HI)			$v_{V} = v_{V} \nearrow 1$ $*(bd+N)=*(bd+N) << 1$	Offset Memory	Left Logical Shift	Α
3A	d1	N				(bd+N)=(bd+N)>>1	Offset Memory	Right Logical Shift	Α
3A	dF	N				*(sp+N)=*(sp+N) << 1	Offset Stack	Left Logical Shift	Α
3A	F1	N				(sp+N) = (sp+N) > 1	Offset Stack	Right Logical Shift	Α
3A	FF	N				(sp+N) - (sp+N) > 1 *bd++=*bd++ << 1	Automatic Increment	Left Logical Shift	Α
3B	d1					*bd++=*bd++>>1	Automatic Increment	Right Logical Shift	Α
3B	dF					ad=ad\$ << 1	Register	Left Rotate 9	Α
3C 3C	d1 dF					ad=ad >>\$1	Register	Right Rotate 9	Α
3D	d1					*bd=*bd\$<<1	Indirect	Left Rotate 9	Α
3D						*bd=*bd>>\$1	Indirect	Right Rotate 9	Α
	dF F1	W/LO\	W(HI)			*W=*W\$ << 1	Direct	Left Rotate 9	Α
3D	FF		W(HI)			*W=*W>>\$1	Direct	Right Rotate 9	Α
3D			VV (       )			*(bd+N)=*(bd+N)\$ << 1	Offset Memory	Left Rotate 9	A
3E	d1	N				(bd+N) = (bd+N) > 1 *(bd+N) = *(bd+N) >> \$1	Offset Memory	Right Rotate 9	A
3E	dF	N				(pd+N) = (pd+N) > > 1 *(sp+N)=*(sp+N)\$ << 1	Offset Stack	Left Rotate 9	A
3F	F1	N				(sp+N) = (sp+N) > < 1 * $(sp+N) = *(sp+N) > > $1$	Offset Stack	Right Rotate 9	A
3F	FF	N				*bd++=*bd++\$ <<1	Automatic Increment	Left Rotate 9	Ā
3F	d1					*bd++=*bd++>>\$1	Automatic Increment Automatic Increment	Right Rotate 9	Â
3F	dF					ולי // סוד //סו	Automatic increment	riight Hotate o	

	P	MACHINE BYT			ASSEMBLY LANGUAGE		ADDDEROUNG		
1	2	3		5	6	INSTRUCTION	ADDRESSING MODE	OPERATION	CONDITION
40	dc	N	See Note 1			if(!condition)goto*(bd+N)		Jump	N
40	Fc	N	See Note 1			if(!condition)goto*(pc+N)		Jump	N
41	dc		See Note 1			if(!condition)goto*bd		Jump	N
41	Fc	W(LO)	W(HI) See N	ote 1		if(!condition)goto*W		Jump	N
42						rp=rp+8	rp	Bump 4	N
43						rp=rp+16	rp	Bump 8	N
44	d <b>0</b>					bd=pop( )	Stack	Restore 16-Bit Register	N
45	_					rp=pop( )	Stack	Restore rp	N
46	0s					push(bs)	Stack	Save 16-Bit Register	N
47		N.	C N 4			push(rp)	Stack	Save rp	N
48	dc -	N N	See Note 1			if(condition)goto*(bd+N)		Jump	N
48	Fc	IN	See Note 1			if(condition)goto*(pc+N)		Jump	N
49 49	dc Fc	W(LO)	See Note 1 W(HI) See N	1		if(condition)goto*bd		Jump	N
49 4A	FC	W(LU)	W(HI) See N	ote i		if(condition)goto*W		Jump	N
4B						rp=rp8	rp	Debump 4	N
4C	ds					rp=rp - 16	rp	Debump 8	N
4D	Os					ad=floc(as)	Register and Register	Find, Clear Left Ones	F
4D	05 0F	W(LO)	W(HI)			rp=bs rp=W	rp	Load Register	N
52	sn	W(LO)	See Note 2			if(!bit(n,as))goto*(pc+N)	rp	Load Immediate	N
53	sn	N	See Note 2			if(!bit(n,*bs) )goto*(pc+N)		Jump	N
58	N	14	Occ Note 2			goto *(pc+N)		Jump	N
59	W(LO)	W(HI)				goto (pc+14) goto*W		Unconditional Jump	N
5A	sn	N.	See Note 2			if(bit(n,as))goto*(pc+N)		Unconditional Jump	N
5B	sn	N	See Note 2			if(bit(n,*bs))goto*(pc+N)		Jump	N
60	d0	•••	000 11010 2			bd=0	16-Bit Register	Jump Zava	N
61	dc		See Note 1			if(!condition)*bd( )	ro-Bit negister	Zero Call	A
61	Fc	W(LO)	W(HI) See No	ote 1		if(Icondition)*W( )		Call	N N
62	d0	,,	,,			extend (bd)	16-Bit Register	Sign Extend	N N
64	Oc		See No	ote 1		if(condition)return	10-bit negister	Return	N N
65	0с		See No			if(!condition)return		Return	N N
66						return		Return	N
67						i return( )		Interrupt Return	S
68	d <b>0</b>					++bd	16-Bit Register	Increment	A
68	d8					bd	16-Bit Register	Decrement	Ä
69	dc		See No	te 1		if(condition)*bd( )	To bit Hogister	Call	N
69	Fc	W(LO)	W(HI) See No	te 1		if(condition)*W( )		Call	N
6A	d <b>0</b>					swap(bd)	16-Bit Register	Byte Swap	N
6D	ds					bd=&bs	16-Bit Register	Load Register Address	N N
6D	dF					bd=&*pc	16-Bit Register	Load Instruction Address	N N
6F	ds	N				bd=&*(bs+N)	16-Bit Register	Load Memory Address	N
6F	dF	N				bd=&*(sp+N)	16-Bit Register	Load Stack Address	N
73	sn	N	See No	te 2		if(!bit(n,*bs++))goto*(pc+N)	To bit risgister	Jump	N

Note 1: c is the condition. Its value is as follows: 0, neg; 1, zero; 2, ovfl; 3, carry; 4, ones; 5, odd; 6, enable; 7, flag; 8, It; 9, Iteq; A, Ilteq; B, homog; C, shovfl; F, always.

Note 2: n is the register bit number.

	ı	MACHINE BYT				ASSEMBLY LANGUAGE	ADDRESSING		CONDITION
1	2	3	4	5	6	INSTRUCTION	MODE	OPERATION	CONDITION
75						bd=bd+logical(as)	16-Bit Register	Logical Add Register	N
75	ds	N.				bd=bd+logical(N)	16-Bit Register	Logical Add Immediate	N
75 75	dF -	N				sp=sp+logical(as)	sp	Logical Add Register	N
75 75	Fs FF	N				sp=sp+logical(N)	sp	Logical Add Immediate	N
75 70	ГГ	IN				halt( )	'	Halt	Н
78	w// O\	W(HI)				*W( )		Unconditional Call	N
79	W(LO)	W(HI)	See Note	_		if(bit(n,*bs++) )goto*(pc+N)		Jump	N
7B	sn	IN	See MOR	е		bd=bd+as	16-Bit Register	Arithmetical Add Register	N
7D 7D	ds dF	N				bd=bd+N	16-Bit Register	Arithmetical Add Immediate	N
		IN				sp=sp+as	sp	Arithmetical Add Register	N
7D	Fs FF	N				sp=sp+N	sp	Arithmetical Add Immediate	N
7D	FF	IN				nop()	٠,	No Operation	N
7F	da					ad=as	Register and Register	Move	F
80 80	ds dF	N				ad=N	Register and Immediate	Move	F
		IN				*bd=as	Indirect and Register	Move	F
81	ds dF	N				*bd=N	Indirect and Immediate	Move	F
81	ar Fs	W(LO)	W(HI)			*W=as	Direct and Register	Move	F
81	FS FF	W(LO)		N		*W=N	Direct and Immediate	Move	F
81 82	ds	W(LO)	VV (F11/	14		*(bd+N)=as	Offset Memory and Register	Move	F
	ds dF	N	М			*(bd+N)=M	Offset Memory and Immediate	Move	F
82	ar Fs	N	W			*(sp+N)=as	Offset Stack and Register	Move	F
82	FS FF	N	М			*(sp+N)=M	Offset Stack and Immediate	Move	F
82		IN	IVI			*bd++=as	Automatic Increment and Register	Move	F
83	ds dF	N				*bd++=N	Automatic Increment and Immediate	Move	F
83	-	IN				ad=*bs	Register and Indirect	Move	F
85 85	ds dF	W(LO)	) W(HI)			ad=*W	Register and Direct	Move	F
	ds	N N	, vv(mi)			ad=*(bs+N)	Register and Offset Memory	Move	F
86 86	dF	N				ad=*(sp+N)	Register and Offset Stack	Move	F
87	ds	IN				ad=*bs++	Register and Automatic Increment	Move	F
_	ds ds					ad=ad $\Lambda$ as	Register and Register	Exclusive OR	F
88 88	ds dF	N				ad=ad ∧N	Register and Immediate	Exclusive OR	F
	ds	IN				*bd=*bd ∧ as	Indirect and Register	Exclusive OR	F
89 89	dF	N				*bd=*bd ∧ N	Indirect and Immediate	Exclusive OR	F
89	Fs	W(LO	) W(HI)			*W=*W ∧ as	Direct and Register	Exclusive OR	F
89	FF	W(LO		N		*W=*W ∧ N	Direct and Immediate	Exclusive OR	F
8A	ds	N N	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			*(bd+N)=*(bd+N) $\Lambda$ as	Offset Memory and Register	Exclusive OR	F
8A	dF	N	М			* $(bd+N)=*(bd+N) \Lambda M$	Offset Memory and Immediate	Exclusive OR	F
8A	Fs	N	•••			* $(sp+N)=*(sp+N) \Lambda$ as	Offset Stack and Register	Exclusive OR	F
8A	FF	N	M			* $(sp+N)=*(sp+N) \Lambda M$	Offset Stack and Immediate	Exclusive OR	F
8B	ds	.,				*bd++=*bd++ $\Lambda$ as	Automatic Increment and Register	Exclusive OR	F
8B	dF	N				*bd++=*bd++ $\Lambda$ N	Automatic Increment and Immediate	Exclusive OR	F
8D	ds					ad=ad $\Lambda$ *bs	Register and Indirect	Exclusive OR	F
8D	dF	W(LO	) W(HI)			ad=ad $\Lambda$ *W	Register and Direct	Exclusive OR	F -
8E	ds	N	,,			$ad=ad \Lambda * (bs+N)$	Register and Offset Memory	Exclusive OR	F
8E	dF	N				ad=ad $\Lambda$ *(sp+N)	Register and Offset Stack	Exclusive OR	F
8F	ds	1.4				ad=ad $\Lambda$ *bs++	Register and Automatic Increment	Exclusive OR	F -
90	ds					ad=ad l as	Register and Register	OR	F
90	dF	N				ad=ad   N	Register and Immediate	OR	F
55	u.								

Note: n is the register bit number.

	MACHINE CODE BYTE					ASSEMBLY LANGUAGE	ADDRESSING		
1	2	3	4	5	6	INSTRUCTION	MODE	OPERATION	CONDITION
91	ds					*bd=*bd as	Indirect and Register	OR	E
91	dF	N				*bd=*bd   N	Indirect and Immediate	OR	, E
91	Fs	W(LO)	W(HI)			*W=*W as	Direct and Register	OR	F
91	FF	W(LO)	W(HI)	N		*W=*W   N	Direct and Immediate	OR	F
92	ds	N				*(bd+N)=*(bd+N) as	Offset Memory and Register	OR	F
92	dF	N	M			*(bd+N)=*(bd+N)   M	Offset Memory and Immediate	OR	, E
92	Fs	N				*(sp+N)=*(sp+N)   as	Offset Stack and Register	OR	E
92	FF	N	M			*(sp+N)=*(sp+N)   M	Offset Stack and Immediate	OR	, F
93	ds					*bd++=*bd++ as	Automatic Increment and Register	OR	, F
93	dF	N				*bd++=*bd++ N	Automatic Increment and Immediate	OR	F
95	ds					ad=ad   *bs	Register and Indirect	OR	F
95	dF	W(LO)	W(HI)			ad=ad │ *W	Register and Direct	OR	F
96	ds	N				ad=ad   * (bs+N)	Register and Offset Memory	OR	F
96	dF	N				ad=ad   *(sp+N)	Register and Offset Stack	OR	F
97	ds					ad=ad   *bs++	Register and Automatic Increment	OR	F
98	ds					ad=ad&as	Register and Register	AND	F
98	dF	N				ad=ad&N	Register and Immediate	AND	F
99	ds					*bd=*bd&as	Indirect and Register	AND	F
99	dF	N				*bd=*bd&N	Indirect and Immediate	AND	F
99	Fs	W(LO)	W(HI)			*W=*W&as	Direct and Register	AND	F
99	FF	W(LO)	W(HI)	N		*W=*W&N	Direct and Immediate	AND	F
9A	ds	N				*(bd+N)=*(bd+N)&as	Offset Memory and Register	AND	F
9A	dF	N	М			*(bd+N)=*(bd+N)&M	Offset Memory and Immediate	AND	F
9A	Fs	N				*(sp+N)=*(sp+N)&as	Offset Stack and Register	AND	F
9A	FF	N	М			*(sp+N)=*(sp+N)&M	Offset Stack and Immediate	AND	F
9B	ds					*bd++=*bd++&as	Automatic Increment and Register	AND	F
9B	dF	N				*bd++=*bd++&N	Automatic Increment and Immediate	AND	E
9D	ds					ad=ad&*bs	Register and Indirect	AND	E
9D	dF		W(HI)			ad=ad&*W	Register and Direct	AND	F
9E	ds	N				ad=ad &*(bs+N)	Register and Offset Memory	AND	F
9E	dF	N				ad=ad&*(sp+N)	Register and Offset Stack	AND	E
9F	ds					ad=ad&*bs++	Register and Automatic Increment	AND	E
A0	ds					ad=ad -as	Register and Register	Subtract	А
A0	dF	N				ad=ad –N	Register and Immediate	Subtract	A
A1	ds					*bd=*bd -as	Indirect and Register	Subtract	A
A1	dF	N				*bd=*bd-N	Indirect and Immediate	Subtract	Ä
A1	Fs					*W=*W-as	Direct and Register	Subtract	Ä
Α1	FF		W(HI)	N		*W=*W-N	Direct and Immediate	Subtract	A
A2	ds	Ν				* (bd+N)= * (bd+N) -as	Offset Memory and Register	Subtract	A
A2	dF	N	М			*(bd+N)=*(bd+N)-M	Offset Memory and Immediate	Subtract	Ä
A2	Fs	N				*(sp+N)=*(sp+N) —as	Offset Stack and Register	Subtract	A
A2	FF	N	M			*(sp+N)=*(sp+N)-M	Offset Stack and Immediate	Subtract	A
A3	ds					*bd++=*bd++-as	Automatic Increment and Register	Subtract	Ä
A3	dF	N				*bd++=*bd++ <i>-</i> N	Automatic Increment and Immediate	Subtract	A
A5	ds					ad=ad-*bs	Register and Indirect	Subtract	Ä
A5	dF	W(LO)	W(HI)			ad=ad-*W	Register and Direct	Subtract	Ā
A6	ds	N				ad=ad-*(bs+N)	Register and Offset Memory	Subtract	Δ
A6	dF	N				ad=ad-*(sp+N)	Register and Offset Stack	Subtract	Ā
Α7	ds					ad=ad*bs++	Register and Automatic Increment	Subtract	A
									• •

	MACHINE CODE BYTE					ASSEMBLY LANGUAGE	ADDRESSING	OPERATION	
1	2	3	4	5	6	INSTRUCTION	MODE	OFERATION	CONDITION
						141	Register and Register	Add	Α
A8	ds					ad=ad+as	Register and Immediate	Add	Α
A8	dF	N				ad=ad+N *bd=*bd+as	Indirect and Register	Add	Α
Α9	ds					bd= bd+as *bd=*bd+N	Indirect and Immediate	Add	Α
Α9	dF	N				*W=*W+as	Direct and Register	Add	Α
Α9	Fs	W(LO)				*W=*W+N	Direct and Immediate	Add	Α
A9	FF	W(LO)	W(HI)	N		*(bd+N)=*(bd+N)+as	Offset Memory and Register	Add	Α
AA	ds	N				(bd+N)=(bd+N)+M	Offset Memory and Immediate	Add	Α
AA	dF	N	M			(pq+N)=(pq+N)+as	Offset Stack and Register	Add	Α
AA	Fs	N				(sp+N) = (sp+N)+M $*(sp+N) = *(sp+N)+M$	Offset Stack and Immediate	Add	Α
AA	FF	N	M			(sp+iv)= (sp+iv)+ivi *bd++=*bd++ +as	Automatic Increment and Register	Add	Α
AB	ds					$^*bd++=^*bd+++N$	Automatic Increment and Immediate	Add	Α
AB	dF	N				ad=ad+*bs	Register and Indirect	Add	Α
AD	ds					ad=ad+ bs ad=ad+*W	Register and Direct	Add	Α
AD	dF	W(LO)	W(HI)				Register and Offset Memory	Add	A
ΑE	ds	N				ad=ad+*(bs+N)	Register and Offset Stack	Add	A
ΑE	dF	N				ad=ad+*(sp+N)	Register and Automatic Increment	Add	A
AF	ds					ad=ad+*bs++	•	Compare	A
B0	ds					ad –as	Register and Register	Compare	A
B0	dF	N				ad –N	Register and Immediate	Compare	A
B1	ds					*bd-as	Indirect and Register	Compare	A
B1	dF	N				*bd-N	Indirect and Immediate	Compare	A
B1	Fs	W(LO)	W(HI)			*W-as	Direct and Register	Compare	A
B1	FF	W(LO)	W(HI)	N		*W-N	Direct and Immediate	Compare	A
B2	ds	N				* (bd+N) –as	Offset Memory and Register	Compare	A
B2	dF	N	M			*(bd+N) – M	Offset Memory and Immediate	Compare	A
B2	Fs	N				*(sp+N) -as	Offset Stack and Register	Compare	A
B2	FF	N	M			*(sp+N)M	Offset Stack and Immediate	Compare	A
В3	ds					*bd++ –as	Automatic Increment and Register	Compare	A
В3	dF	N				*bd++ –N	Automatic Increment and Immediate	Compare	A
B5	ds					ad – *bs	Register and Direct	Compare	A
B5	dF	W(LO)	W(HI)			ad*W	Register and Direct	Compare	A
В6	ds	N				ad * (bs+N)	Register and Offset Memory	Compare	Ä
В6	dF	N				ad-*(sp+N)	Register and Offset Stack	Compare	A
B7	ds					ad-*bs++	Register and Automatic Increment	Test	F
B8	ds					test (ad,as)	Register and Register	Test	Ė
B8	dF	N				test(ad,N)	Register and Immediate	Test	Ė
B9	ds					test(*bd,as)	Indirect and Register	Test	
B9	dF	Ν				test(*bd,N)	Indirect and Immediate	Test	
B9	Fs	W(LO)	W(HI)			test(*W,as)	Direct and Register	Test	· -
89	FF	W(LO)	W(HI)	N		test(*W,N)	Direct and Immediate	Test	
ВА	ds	Ν				test(*(bd+N),as)	Offset Memory and Register		F
BA	dF	N	M			test(*(bd,N),M)	Offset Memory and Immediate	Test	; =
BA	Fs	N				test(*(sp+N),as)	Offset Stack and Register	Test	F
ВА	FF	N	M			test(*(sp+N),M)	Offset Stack and Immediate	Test	F =
вв	ds					test(*bd++,as)	Automatic Increment and Register	Test	F <b>E</b>
вв	dF	N				test(*bd++,N)	Automatic Increment and Immediate	Test	r -
BD	ds					test(ad,*bs)	Register and Indirect	Test	г С
BD	dF	W(LO)	) W(HI)			test(ad,*W)	Register and Direct	Test	г С
ВE	ds	N				test(ad,*(bs+N))	Register and Offset Memory	Test	г С
BE	dF	N				test(ad,*(sp+N))	Register and Offset Stack	Test	r

		MACHIN BY				ASSEMBLY LANGUAGE	ADDDESSAUL		
1	2	3	4	5	6	INSTRUCTIONS	ADDRESSING MODE	OPERATION	CONDITION
BF	ds					test(ad,*bs++)	Register and Automatic Increment	Test	F
C0	ds					bd=bs	16-Bit Register and 16-Bit Register	Move	F
C0	dF	W(LO)	W(HI)			bd=W	16-Bit Register and 16-Bit Immediate	Move	F
C1	ds					*dd=bs	Indirect and 16-Bit Register	Move	F
C1	dF		W(HI)			*dd=W	Indirect and 16-Bit Immediate	Move	F
C1	Fs	W(LO)	W(HI)			*W=bs	Direct and 16-Bit Register	Move	F
C1	FF	W(LO)	W(HI)	V(LO)	V(HI)	*W=V	Direct and 16-Bit Immediate	Move	F
C2	ds	N				*(dd+N)==bs	Offset Memory and 16-Bit Register	Move	F
C2	dF	N	W(LO)	W(HI)		*(dd+N):=W	Offset Memory and 16-Bit Immediate	Move	F E
C2	Fs	N				*(dsp+N)=bs	Offset Stack and 16-Bit Register	Move	
C2	FF	N	W(LO)	W(HI)		*(dsp+N)=W	Offset Stack and 16-Bit Immediate	Move	<u>'</u>
C3	ds					*dd++=bs	Automatic Increment and 16-Bit Register	Move	E
C3	dF	W(LO)	W(HI)			*dd++=W	Automatic Increment and 16-Bit Immediate	Move	, E
C4	ds	М	N			*(bd+N)=*(bs+M)	Offset Memory and Offset Memory	Move	F
C4	dF	М	N			*(bd+N)=*(sp+M)	Offset Memory and Offset Stack	Move	, E
C4	Fs	М	N			*(sp+N)=*(bs+M)	Offset Stack and Offset Memory	Move	E
C4	FF	M	N			*(sp+N)=*(sp+M)	Offset Stack and Offset Stack	Move	, F
C5	ds					bd=*ds	16-Bit Register and Indirect	Move	F
C5	dF	W(LO)	W(HI)			bd=*W	16-Bit Register and Direct	Move	E
C6	ds	N				bd=*(ds+N)	16-Bit Register and Offset Memory	Move	, E
C6	dF	N				bd=*(dsp+N)	16-Bit Register and Offset Stack	Move	F
C7	ds					bd=*ds++	16-Bit Register and Automatic Increment	Move	, F
C8	ds					bd=bd $\Lambda$ bs	16-Bit Register and 16-Bit Register	Exclusive OR	F
C8	dF	W(LO)	W(HI)			bd=bd ∧W	16-Bit Register and 16-Bit Immediate	Exclusive OR	, F
C9	ds	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				$^*$ dd= $^*$ dd $\Lambda$ bs	Indirect and 16-Bit Register	Exclusive OR	F
C9 C9	dF -	W(LO)				$^*$ dd= $^*$ dd $\Lambda$ W	Indirect and 16-Bit Immediate	Exclusive OR	F
C9	Fs FF	W(LO)				*W=*W $\Lambda$ bs	Direct and 16-Bit Register	Exclusive OR	F
		W(LO)	W(HI)	V(LO)	V(HI)	*W= *W \(\Lambda\) \(\nabla\)	Direct and 16-Bit Immediate	Exclusive OR	F.
CA CA	ds dF	N	W(I O)	14//: 111		*(dd+N)=*(dd+N) $\Lambda$ bs	Offset Memory and 16-Bit Register	Exclusive OR	F
		N	W(LO)	W(HI)		$*(dd+N)=*(dd+N) \Lambda W$	Offset Memory and 16-Bit Immediate	Exclusive OR	F:
CA CA	Fs FF	N N	W(1 O)			*(dsp+N)=*(dsp+N) $\Lambda$ bs	Offset Stack and 16-Bit Register	Exclusive OR	F:
СВ		IN	W(LO)	W(HI)		*(dsp+N)=*(dsp+N) $\Lambda$ W	Offset Stack and 16-Bit Immediate	Exclusive OR	F.
СВ	ds dF	W(1.0)	14//1111			* $dd++=*dd++ \Lambda bs$	Automatic Increment and 16-Bit Register	Exclusive OR	F
CC	ds	W(LO)	W(HI)			$*dd++=*dd++ \Lambda W$	Automatic Increment and 16-Bit Immediate	Exclusive OR	F
CC	dF	M	N			*(bd+N)=*(bd+N) $\Lambda$ *(bs+M)	Offset Memory and Offset Memory	Exclusive OR	F
CC		M	N			*(bd+N)=*(bd+N) $\Lambda$ *(sp+M)	Offset Memory and Offset Stack	Exclusive OR	F
CC	Fs FF	M M	N			$(sp+N)=(sp+N) \Lambda (bs+M)$	Offset Stack and Offset Memory	Exclusive OR	F
CD	ds	IVI	N			*(sp+N)=*(sp+N) $\Lambda$ *(sp+M)	Offset Stack and Offset Stack	Exclusive OR	F
CD	dF	W(LO)	W(HI)			bd=bd $\Lambda$ *ds	16-Bit Register and Indirect	Exclusive OR	F
CE	ds	W(LO)	W(HT)			bd-bd $\Lambda$ *W	16-Bit Register and Direct	Exclusive OR	F
CE	dF	N				$bd=bd \Lambda^*(ds+N)$	16-Bit Register and Offset Memory	Exclusive OR	F
CF	ds	IN				$bd=bd \Lambda *(dsp+N)$	16-Bit Register and Offset Stack	Exclusive OR	F
D0	ds					bd=bd $\Lambda$ *ds++	16-Bit Register and Automatic Increment	Exclusive OR	F
D0	dF	W(LO)	W/LII			bd=bd   bs	16-Bit Register and 16-Bit Register	OR	F
D1	ds	W(LU)	VV (171 <i>)</i>			bd=bd   W	16-Bit Register and 16-Bit Irnmediate	OR	F
D1	dF	W(LO)	W/L117			*dd=*dd   bs	Indirect and 16-Bit Register	OR	F
D1	Fs	W(LO)				*dd=*dd   W	Indirect and 16-Bit Immediate	OR	F
D1	FS FF	W(LO)		V/I O	\//(II)	*W=*W   bs	Direct and 16-Bit Register	OR	F
01	''	W(LO)	VV (1711)	V(LO)	V (HI)	*W=*W   V	Direct and 16-Bit Immediate	OR	F

		MACHIN BY	IE CODE			ASSEMBLY LANGUAGE	ADDRESSING		CONDITION
1	2	3	4	5	6	INSTRUCTIONS	MODE	OPERATION	CONDITION
D2	ds	N				*(dd+N)=*(dd+N)   bs	Offset Memory and 16-Bit Register	OR	F
D2	dF	N	W(LO)	W(HI)		*(dd+N)=*(dd+N   W	Offset Memory and 16-Bit Immediate	OR	F
D2	Fs	N	W(LO)	** (1117		* $(dsp+N)=*(dsp+N)$   bs	Offset Stack and 16-Bit Register	OR	F
D2	FF	N	W(LO)	W/HI)		*(dsp+N)=*(dsp+N)   W	Offset Stack and 16-Bit Immediate	OR	F
D2	ds	IN	W(LO)	**(1117		*dd++=*dd++   bs	Automatic Increment and 16-Bit Register	OR	F
D3	dF	W(LO)	W(HI)			*dd++=*dd++ W	Automatic Increment and 16-Bit Immediate	OR	F
D3 D4	ds	M M	N			*(bd+N)=*(bd+N)   *(bs+M)	Offset Memory and Offset Memory	OR	F
D4	dF	M	N			(bd+N)=*(bd+N) *(sp+M)	Offset Memory and Offset Stack	OR	F
D4	Fs	M	N			*(sp+N)=*(sp+N)   *(bs+M)	Offset Stack and Offset Memory	OR	F
D4	FF	M	N			$*(sp+N)=*(sp+N) \mid *(sp+M)$	Offset Stack and Offset Stack	OR	F
D5	ds	141				bd=bd   *ds	16-Bit Register and Indirect	OR	F
D5	dF	W(LO)	W(HI)			bd=bd   *W	16-Bit Register and Direct	OR	F
D6	ds	N N	********			bd=bd   *(ds+N)	16-Bit Register and Offset Memory	OR	F
D6	dF	N				bd=bd   *(ds+N)	16-Bit Register and Offset Stack	OR	F
D7	ds					bd=bd   *ds++	16-Bit Register and Automatic Increment	OR	F
D8	ds					bd=bd&bs	16-Bit Register and 16-Bit Register	AND	F
D8	dF	W(LO)	W(HI)			bd=bd&W	16-Bit Register and 16-Bit Immediate	AND	F
D9	ds	W(LO)	**(1117			*dd=*dd&bs	Indirect and 16-Bit Register	AND	F
D9	dF	W(LO)	W(HI)			*dd=*dd&W	Indirect and 16-Bit Immediate	AND	F
D9	Fs	W(LO)				*W=*W&bs	Direct and 16-Bit Register	AND	F
D9	FF		W(HI)	V(LO)	V(HI)	*W=*W&V	Direct and 16-Bit Immediate	AND	F
DA	ds	N N	** (1117	* (20)	• (,	*(dd+N)=*(dd+N)&bs	Offset Memory and 16-Bit Register	AND	F
DA	dF	N	W(LO)	W(HI)		*(dd+N)=*(dd+N)&W	Offset Memory and 16-Bit Immediate	AND	F
DA	Fs	N	W(LO)	**(1117		*(dsp+N)=*(dsp+N)&bs	Offset Stack and 16-Bit Register	AND	F
DA	FF	N	W(LO)	W(HI)		*(dsp+N)=*(dsp+N)&W	Offset Stack and 16-Bit Immediate	AND	F
DB	ds		**(20)	**(****		*dd++=*dd++&bs	Automatic Increment and 16-Bit Register	AND	F
DB	dF	W(LO)	W(HI)			*dd++=*dd++&W	Automatic Increment and 16-Bit Immediate	AND	F
DC	ds	M M	N N			(bd+N)=(bd+N)&(bs+M)	Offset Memory and Offset Memory	AND	F
DC	dF	M	N			(bd+N)=(bd+N)&(sp+M)	Offset Memory and Offset Stack	AND	F
DC	Fs	M	N			*(sp+N)=*(sp+N)&*(bs+M)	Offset Stack and Offset Memory	AND	F
DC	FF	M	N			*(sp+N)=*(sp+N)&*(sp+M)	Offset Stack and Offset Stack	AND	F
DD	ds	IVI	IN			bd=bd&*ds	16-Bit Register and Indirect	AND	F
DD	dF	W(LO)	W(HI)			bd=bd&*W	16-Bit Register and Direct	AND	F
DE	ds	N(LO)	**(1117			bd=bd&*(ds+N)	16-Bit Register and Offset Memory	AND	F
DE	dF	N				bd=bd&*(dsp+N)	16-Bit Register and Offset Stack	AND	F
DF	ds					bd=bd&*ds++	16-Bit Register and Automatic Increment	AND	F
E0	ds					bd=bdbs	16-Bit Register and 16-Bit Register	Subtract	Α
E0	dF	W(LO)	W(HI)			bd=bd-W	16-Bit Register and 16-Bit Immediate	Subtract	Α
E1	ds	W(LO)	** (* * * * * * * * * * * * * * * * * *			*dd= *dd -bs	Indirect and 16-Bit Register	Subtract	Α
E1	dF	W(LO)	W(HI)			*dd=*dd-W	Indirect and 16-Bit Immediate	Subtract	Α
E1	Fs	W(LO)				*W=*W-bs	Direct and 16-Bit Register	Subtract	Α
E1	FF	W(LO)		V(LO)	V(HI)	*W=*WV	Direct and 16-Bit Immediate	Subtract	Α
E2	ds	N N		.,,		*(dd+N)=*(dd+N)-bs	Offset Memory and 16-Bit Register	Subtract	Α
E2	dF	N	W(LO)	W(HI)		*(dd+N)=*(dd+N)-W	Offset Memory and 16-Bit Immediate	Subtract	Α
E2	Fs	N	,20,	,/		*(dsp+N)=*(dsp+N)-bs	Offset Stack and 16-Bit Register	Subtract	Α
E2	FF	N	W(LO)	W(HI)		*(dsp+N)=*(dsp+N)-W	Offset Stack and 16-Bit Immediate	Subtract	Α
E3	ds		,257	,,		*dd++=*dd++-bs	Automatic Increment and 16-Bit Register	Subtract	Α
E3	dF	W(LO)	W(HI)			*dd++= *dd++ –W	Automatic Increment and 16-Bit Immediate	Subtract	Α

		MACHINE BYT				ASSEMBLY LANGUAGE	ADDRESSING		
1	2	3	4	5	6	INSTRUCTIONS	MODE	OPERATION	CONDITION
E4	ds	M	N			(bd+N)=(bd+N)-(bs+M)	Offset Memory and Offset Memory	Subtract	Α
E4	dF	M	N			(bd+N)=(bd+N)-(sp+M)	Offset Memory and Offset Stack	Subtract	Ä
E4	Fs	M	N			*(sp+N)=*(sp+N)-*(bs+M)	Offset Stack and Offset Memory	Subtract	Â
E4	FF	M	N			*(sp+N)=*(sp+N)-*(sp+M)	Offset Stack and Offset Stack	Subtract	Ā
E5	ds					bd=bd-*ds	16-Bit Register and Indirect	Subtract	A
E5	dF	W(LO)	W(HI)			bd=bd-*W	16-Bit Register and Direct	Subtract	A
E6	ds	N				bd=bd-*(ds+N)	16-Bit Register and Offset Memory	Subtract	Â
E6	dF	N				bd=bd-*(dsp+N)	16-Bit Register and Offset Stack	Subtract	A
E7	ds					bd=bd-*ds++	16-Bit Register and Automatic Increment	Subtract	A
E8	ds					bd=bd+bs	16-Bit Register and 16-Bit Register	Add	Â
E8	dF	W(LO)	W(HI)			bd=bd+W	16-Bit Register and 16-Bit Immediate	Add	A
E9	ds					*dd=*dd+bs	Indirect and 16-Bit Register	Add	A
E9	dF	W(LO)	W(HI)			*dd=*dd+W	Indirect and 16-Bit Immediate	Add	A
E9	Fs	W(LO)	W(HI)			*W=*W+bs	Direct and 16-Bit Register	Add	Ä
E9	FF	W(LO)	W(HI)	V(LO)	V(HI)	*W=*W+V	Direct and 16-Bit Immediate	Add	A
EA	ds	N				*(dd+N)=*(dd+N)+bs	Offset Memory and 16-Bit Register	Add	A
EA	dF	N	W(LO)	W(HI)		*(dd+N)=*(dd+N)+W	Offset Memory and 16-Bit Immediate	Add	A
EA	Fs	N				*(dsp+N)=*(dsp+N)+bs	Offset Stack and 16-Bit Register	Add	A
EA	FF	N	W(LO)	W(HI)		*(dsp+N)=*(dsp+N)+W	Offset Stack and 16-Bit Immediate	Add	A
EB	ds					*dd++=*dd++ +bs	Automatic Increment and 16-Bit Register	Add	A
EB	dF	W(LO)	W(HI)			*dd++=*dd++ +W	Automatic Increment and 16-Bit Immediate	Add	A
EC	ds	M	N			*(bd+N)=*(bd+N)+*(bs+M)	Offset Memory and Offset Memory	Add	A.
EC	dF	M	N			*(bd+N)=*(bd+N)+*(sp+M)	Offset Memory and Offset Stack	Add	A
EC	Fs	M	N			*(sp+N)=*(sp+N)+*(bs+M)	Offset Stack and Offset Memory	Add	A
EC	FF	M	N			*(sp+N)=*(sp+N)+*(sp+M)	Offset Stack and Offset Stack	Add	Ä
ED	ds					bd=bd+*ds	16-Bit Register and Indirect	Add	A
ED	dF	W(LO)	W(HI)			bd=bd+*W	16-Bit Register and Direct	Add	A
EE	ds	N				bd=bd+*(ds+N)	16-Bit Register and Offset Memory	Add	A
EE	dF	N				bd=bd+*(dsp+N)	16-Bit Register and Offset Stack	Add	A
EF	ds					bd=bd+*ds++	6-Bit Register and Automatic Increment	Add	A
F0	ds					bd-bs	16-Bit Register and 16-Bit Register	Compare	A
F0	dF	W(LO)	W(HI)			bd –W	16-Bit Register and 16-Bit Immediate	Compare	Α
F1	ds					*dd –bs	Indirect and 16-Bit Register	Compare	Α
F1	dF	W(LO)				*dd –W	Indirect and 16-Bit Immediate	Compare	Α
F1	Fs	W(LO)				*W-bs	Direct and 16-Bit Register	Compare	Α
F1	FF		W(HI)	V(LO)	V(HI)	*W-V	Direct and 16-Bit Immediate	Compare	Α
F2	ds	N				*(dd+N)-bs	Offset Memory and 16-Bit Register	Compare	Α
F2	dF	N	W(LO)	W(HI)		*(dd+N) –W	Offset Memory and 16-Bit Immediate	Compare	Α
F2	Fs	N				*(dsp+N) –bs	Offset Stack and 16-Bit Register	Compare	Α
F2	FF	N	W(LO)	W(HI)		*(dsp+N) –W	Offset Stack and 16-Bit Immediate	Compare	Α
F3	ds					*dd++-bs	Automatic Increment and 16-Bit Register	Compare	A
F3	dF	W(LO)	W(HI)			*dd++-W	Automatic Increment and 16-Bit Immediate	Compare	A
F4	ds	М	N			*(bd+N)-*(bs+M)	Offset Memory and Offset Memory	Compare	A
F4	dF	M	N			*(bd+N)-*(sp+M)	Offset Memory and Offset Stack	Compare	A
F4	Fs	M	N			(sp+N)=(bs+M)	Offset Stack and Offset Memory	Compare	A
F4	FF	M	N			*(sp+N)=*(sp+M)	Offset Stack and Offset Stack	Compare	A
F5	ds					bd – *ds	16-Bit Register and Indirect	Compare	A
F5	dF	W(LO)	W(HI)			bd=*W	16-Bit Register and Direct	Compare	A

			IE CODE						
		BY	TE			ASSEMBLY LANGUAGE	ADDRESSING		
1	2	3	4	5	6	INSTRUCTIONS	MODE	OPERATION	CONDITION
F6	ds	N				bd – * (ds+N)	16-Bit Register and Offset Memory	Compare	Α
F6	dF	N				bd-*(dsp+N)	16-Bit Register and Offset Stack	Compare	· A
F7	ds					bd-*ds++	16-Bit Register and Automatic Increment	Compare	Α
FC	ds	M	N			test(*(bd+N),*(bs+M))	Offset Memory and Offset Memory	Test	F
FC	dF	M	N			test(*(bd+N),*(sp+M))	Offset Memory and Offset Stack	Test	F
FC	Fs	M	N			test(*(sp+N),*(bs+M))	Offset Stack and Offset Memory	Test	F
FC	FF	M	N			test(*(sp+N),*(sp+M))	Offset Stack and Offset Stack	Test	F